pute the back-propagation error. There may be a processor associated with each layer or a specified cluster of neurons. These processors will also compute the necessary combinations of weights for the distributed arithmetic neurons and broadcast them to the dual ported memories. It may seem that calculating an average of 10 000-100 000 combinations at each new error update is a for- 
A Numerically Stable Pipeline Net VLSI Architecture for the Isomorphic Hopfield Model
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Abstract-This correspondence presents a reconfigurable pipeline net VLSI architecture for implementing Hopfield neural models. It is known that the Hopfield models involve computing the hyperbolic trigonometric functions which are hard to be realized by digital VLSI architectures. In order to tackle such difficulty, a useful isomorphic nonlinear mapping is introduced to convert those hyperbolic trigonometric nonlinear functions into the simple second-order polynomial functions. Moreover, the isomorphic formulation provides the higher ability to decompose the problem into several independent tasks which can be assigned to a number of processors. Handling the digital realizations on the Hopfield model, the previous attemps were to use the technique based on the first-order approximation called Euler's method which has poor numerical stability and large truncation error. To find a numerical solution with a prescribed accuracy, one of the promising approaches is a combination of both a single-step Runge-Kutta method and a multistep predictor-corrector method which has a larger stability interval and is particularly suitable for parallel computation. Since the mixed-type procedure requires data broadcasting, common VLSI architectures with fixed connections cannot offer such flexible connectivities. A pipeline net VLSI architecture which is a programmable twolevel pipelined and dynamically reconfigurable systolic array would be adopted as the design platform. The pipelining period and block pipelining period of the proposed architecture have the computational orders of U ( 1 ) and O(n), respectively, where n is the number of neurons.
I. INTRODUCTION
Artificial neural networks contain a large number of identical computing elements or neurons with specific interconnection strengths between neuron pairs [13]. The massively parallel pmcessing power of neural network lies in the cooperation of highly interconnected computing elements. Analog VLSI implementations of the Hopfield network containing up to 512 neurons have been built with matrices of fixed resistors and nonlinear amplifiers fabricated on a single chip [6] . This task is made difficult by the large number of analog signals which much pass between chips and by the external parasitic capacitances which will distort the charging characteristics of the network and possibly cause erroneous results.
Due to the limitations of analog computing, digital simulation on neural networks would be the most promising approach to solve the difficulty. A lot of researchers [ 6 ] , [l] apply the techniques based on the first-order approximation called Euler's method [lo] to the simulation of neural networks. To find a numerical solution with a prescribed accuracy, it i s recommended to use Ghoshal's fourth-order predictor-corrector multistep method [ 5 ] , which is particularly suitable for parallel implementation. Unfortunately, this method is not self-starting. This is in contrast to the singlestep Runge-Kutta methods where only the single initial condition is needed to start the computation, but may become weakly unstable in some unpredictable conditions. Hence the best way is to Manuscript received January 22, 1992; revised November 15, 1992. The associate editor coordinating the review of this correspondence and approving it for publication was Prof. J. N. Hwang. This study was supported in part by the National Science Council, Republic of China, under Contract start the computations of Ghoshal's predictor-corrector method.
It is known that the Hopfield model involves computing the hyperbolic trigonometric functions which are hard to be realized by digital VLSI architectures. In order to tackle such difficulty, a useful isomorphic nonlinear mapping as discussed in Section I1 is proposed to convert those hyperbolic trigonometric nonlinear functions into the simple second-order polynomial functions. Moreover, the isomorphic formulation is specially suitable for parallel implementation. However, it could be shown that the time evolutions and the final solutions of both models are in the same results. Certainly, the mixed-type integration procedure is also suitable for evaluating the isomorphic model.
In this correspondence, the concept of a pipeline net architecture that is a programmable two-level pipelined and dynamically reconfigurable systolic array [9] would be adopted as our design principle. A reconfigurable pipeline net VLSI architecture including four processors, a 6 X n shifter array and a programmable 12 X 30 routing network has been designed, based on the mixed-type integration procedure, for simulating the isomorphic Hopfield model. The pipelining period and block pipelining period of executing the integration algorithm on pipeline net architecture are characterized as a and (n + 4 ) a , respectively, where a is the time required for performing a scalar addition and a scalar multiplication.
THE HOPFIELD MODEL WITH ISOMORPHIC MAPPING
A . The Original Hopfield Model
The Hopfield model (1) 
B. The Isomorphic Model
In order to derive the governing equations of motion characterized by firing rate, a useful isomorphic nonlinear mapping $(.) may be defined on the space of potentials and described as U = $(U).
(2)
For the sake of simplicity, one may let $ ( e ) be C ( . ) . And, the ith term in U is a function of ui only vi = gi(ui), i = 1 , 2 , . . * , n.
The procedure of transforming the original model (1) into its isomorphic form could be described as for i = 1 , 2 , . * , n . In vector form,
6(t) = L(U(t)) . [Tu(t) + I ] . (4)
It is shown that the model ( 3 ) is isomorphic to ( 1 ) since the mapping g,(u,) is one to one and onto for all i = 1 , 2 , * . . , n . According to ( 3 ) , the rate of change of the firing rate for the ith node is proportional to its extemal input I,(t), to a linear combination of the firing rates of other nodes E; = 
NUMERICAL METHODS FOR THE ISOMORPHIC HOPFIELD MODEL
The limitations of analog computing have led researchers of neural networks to rely upon digital simulation. It is known that the Hopfield-type neural model could be formulated as the following initial value problem (IVP):
= F(t, 1, ~( t ) ) and v(to) = vo.
(7)
In order to find a numerical solution with a prescribed accuracy, one of the commonly used numerical algorithms is the multistep method based on the predictor-corrector strategy [ 101 which has a larger stability interval and is particularly suitable for parallel com- One of the computational defects of the predictor-corrector methods is that the methods are not self-starting. This is in contrast to the single-step Runge-Kutta methods wbere only the single ini- 2 ) The solution values can be iteratively improved using the following five-point formula [ 121 which is an order-improving recursion:
i) The first four approximations to u ( t l ) , U&), u(t3), and u(t4) of order m: (10)
The procedure for evaluating the proposed mixed-type integration method could be illustrated in Fig. l . T h e j t h computational wavefront CW, represents thejth computational activities. At CWo, Fo = F(to, I , uo) is evaluated to provide the necessary information to the successive computations. The first-order approximations for the first four points u ( t I ) , u(t2), u(t3), and u(t4) and their corresponding Fl , , , , F2, F3, o, and F4, are evaluated parallely along the computational wavefront of CWi. From CW2 to CW,, an orderimproving procedure has been executed for evaluating the approximations t)k,r to the first 'five points and their corresponding Fk, r , 1 5 k I 5 parallely along a particular wavefront. After the starting conditions have been determined, the computational activities (the evaluations of U!] and F!') of the GPCM along the 45" dash lines would sweep from CW6 to a time step in which the termination conditions of that the state in the isomorphic Hopfield system is near the thermodynamie ground state. The resultant approximations would be pumped out from the leftmost side of k = 3 to the right side along the fourth row of the computational wavefronts. The mixed-type integration procedure for the isomorphic Hopfield model can be described in [ 2 ] .
Digital implementations of neural networks have been constructed to offer a nature, and well-understood technology, flexibility, scalability, and accuracy much better than those of analog implementations. In this correspondence, the concept of a pipeline net architecture which is a programmable two-level pipelined and dynamically reconfigurable systolic a m y [9] would be adopted as our design principle. Basically, a pipeline net is made of multiple functional pipelines, programmable routing or crossbar networks, and a set of data registers. Each functional pipeline is used to execute its assigned operations. The programmable routing networks are used to provide dynamic connecting paths among multiple functional pipelines and registers. Therefore, local connections necessary in a systolic array are no longer a structural constraint in a pipeline net. However, the systolic flow of data through the pipeline net is preserved. In a pipeline net, noncompute delay buffers can be inserted at any data path in order to handle the problem of delay matching. The design of implementing the algorithm ESIIH, as illustrated in Fig. 2 , is made of four two-dimensional functional pipelines, a programmable 12 X 30 distribution routing network, and a 6 X n shifter array. Functional pipelines (or processors) Po, P I , P2, and P3 are assigned to deal with the operations of procedure GPCM, respectively. Meanwhile, the starting conditions should be generated by the MRKP before executing the GPCM. More details about executing MRKP on the pipeline net would be summarized in the procedure RPNAE and described in [2] . After the starting conditions have been set up, the pipeline net would start performing the GPCM and the desired solutions of up1, k 2 3 would be then pumped out from the output port vOut of P3 sequentially. A programmable 12 X 30 distribution routing network is applied to exchanging the information and data among the predictor and the correctors. It is possible to be realized by crossbar network [3]. However, [4] showed that each crosspoint contributes capacitance which limits the speed and size of the network. As shown in Fig.  3 , the solution presented here consists of connecting the rows to each column with a tree structure as opposed to a direct connection. More details about the 3-pm CMOS VLSI implementations of the binary tree crossbar network are described in [4] .
IV. CONCLUSION
A reconfigurable pipeline net VLSI architecture has been designed based on the mixed-type integration procedure, for simulating the isomorphic Hopfield model. Due to the difficulty of realizing the Hopfield model, an isomorphic model is introduced to reduce the complexity of its digital implementations. To ensure the numerical solution with a prescribed accuracy, a mixed-type integration algorithm based on combining a single-step Runge-Kutta method and a multistep predictor-corrector method is applied to the digital simulation of an isomorphic model, resulting in numerical stability. A reconfigurable pipeline net VLSI architecture is proposed to implement the mixed-type integration algorithm. Basically, the architecture is made of four processors, a programma- ble 12 X 30 routing network, and a 6 X n shifter array which are assigned to deal with the main operations of the integration algorithm, data routing, and synchronization, respectively. The pipelining period and block pipelining period of executing the integration algorithm on pipeline net architecture are characterized as a and (n + 4)a, respectively.
